查询AS7C34096-10供应商

5V/3.3V 512K × 8 CMOS SRAM

Features

- AS7C4096 (5V version)
- AS7C34096 (3.3V version)
- Industrial and commercial temperature
- Organization: 524,288 words × 8 bits
- Center power and ground pins
- High speed
  - 10/12/15/20 ns address access time
  - 5/6/7/8 ns output enable access time
- Low power consumption: ACTIVE
  - 1375 mW (AS7C4096) / max @ 12 ns
  - 576 mW (AS7C34096) / max @ 10 ns
- Low power consumption: STANDBY
  - 110 mW (AS7C4096) / max CMOS
  - 72 mW (AS7C34096) / max CMOS
- Equal access and cycle times
- Easy memory expansion with $\overline{CE}$, $\overline{OE}$ inputs
- TTL-compatible, three-state I/O
- JEDEC standard packages
  - 400 mil 36-pin SOJ
  - 44-pin TSOP 2
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 100 mA

Logic block diagram



Pin arrangements

36-pin SOJ (400 mil)



44-pin TSOP 2



Selection guide

		–10	–12	–15	–20	Unit
Maximum address access time		10	12	15	20	ns
Maximum outputenable access time		5	6	7	8	ns
Maximum operating current	AS7C4096	–	250	220	180	mA
	AS7C34096	160	130	110	100	mA
Maximum CMOS standby current	AS7C4096	–	20	20	20	mA
	AS7C34096	20	20	20	20	mA

Copyright © Alliance Semiconductor. All rights reserved.

Functional description

The AS7C4096 and AS7C34096 are high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) devices organized as 524,288 words × 8 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA}, t_{RC}, t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 5/6/7/8 ns are ideal for high-performance applications. The chip enable input $\overline{CE}$ permits easy memory expansion with multiple-bank memory systems.

When $\overline{CE}$ is high the device enters standby mode. The AS7C4096/AS7C34096 is guaranteed not to exceed 110/72 mW power consumption in CMOS standby mode.

A write cycle is accomplished by asserting write enable ($\overline{WE}$) and chip enable ($\overline{CE}$). Data on the input pins I/O1–I/O8 is written on the rising edge of $\overline{WE}$ (write cycle 1) or $\overline{CE}$ (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ($\overline{OE}$) or write enable ($\overline{WE}$).

A read cycle is accomplished by asserting output enable ($\overline{OE}$) and chip enable ($\overline{CE}$), with write enable ($\overline{WE}$) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from either a single 5V(AS7C4096) or 3.3V(AS7C34096) supply. Both devices are available in the JEDEC standard 400-mil 36-pin SOJ and 44-pin TSOP 2 packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V_{CC} relative to GND	AS7C4096	V_{t1}	–1	+7.0	V
	AS7C34096	V_{t1}	–0.5	+5.0	V
Voltage on any pin relative to GND		V_{t2}	–0.5	V_{CC} +0.5	V
Power dissipation		P_D	–	1.0	W
Storage temperature		T_{stg}	–65	+150	°C
Temperature with V_{CC} applied		T_{bias}	–55	+125	°C
DC current unto output (low)		I_{OUT}	–	20	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Data	Mode
H	X	X	High Z	Standby (I_{SB}, I_{SB1})
L	H	H	High Z	Output disable (I_{CC})
L	H	L	D_{OUT}	Read (I_{CC})
L	L	X	D_{IN}	Write (I_{CC})

Key: X = Don't care, L = Low, H = High

Recommended operating condition

Parameter		Device	Symbol	Min	Nominal	Max	Unit
Supply voltage		AS7C4096	V_{CC}(12/15/20)	4.5	5.0	5.5	V
		AS7C34096	V_{CC} (10)	3.15	3.30	3.6	V
		AS7C34096	V_{CC}(12/15/20)	3.0	3.3	3.6	V
Input voltage		AS7C4096	V_{IH}	2.2	–	V_{CC} + 0.5	V
		AS7C34096	V_{IH}	2.0	–	V_{CC} + 0.5	V
			V_{IL}[1]	–0.5	–	0.8	V
Ambient operating temperature	commercial		T_A	0	–	70	°C
	industrial		T_A	–40	–	85	°C

1 V_{IL} min = –1.0V for pulse width less than 5ns.

DC operating characteristics (over the operating range)[1]

Parameter	Symbol	Test conditions	Device	–10		–12		–15		–20		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	$\|I_{LI}\|$	V_{CC} = Max, V_{IN} = GND to V_{CC}	AS7C4096/ AS7C34096	–	1	–	1	–	1	–	1	µA
Output leakage current	$\|I_{LO}\|$	V_{CC} = Max, $\overline{CE}$ = V_{IH} V_{OUT}= GND to V_{CC}	AS7C4096/ AS7C34096	–	1	–	1	–	1	–	1	µA
Operating power supply current	I_{CC}	V_{CC} = Max, $\overline{CE}$ < V_{IL} f = f_{Max}, I_{OUT} = 0mA	AS7C4096	–	–	–	250	–	220	–	180	mA
			AS7C34096	–	160	–	130	–	110	–	100	
Standby power supply current	I_{SB}	V_{CC} = Max, $\overline{CE}$ = V_{IH} f = f_{Max}, I_{OUT} = 0mA	AS7C4096	–	–	–	60	–	60	–	60	mA
			AS7C34096	–	60	–	60	–	60	–	60	
	I_{SB1}	V_{CC} = Max, $\overline{CE}$ ≥ V_{CC} – 0.2V, V_{IN} ≤ 0.2V or V_{IN} ≥ V_{CC} – 0.2V, f = 0	AS7C4096	–	–	–	20	–	20	–	20	mA
			AS7C34096	–	20	–	20	–	20	–	20	
Output voltage	V_{OL}	I_{OL} = 8 mA, V_{CC} = Min	AS7C4096/ AS7C34096	–	0.4	–	0.4	–	0.4	–	0.4	V
	V_{OH}	I_{OH} = –4 mA, V_{CC} = Min		2.4	–	2.4	–	2.4	–	2.4	–	V

Capacitance (f = 1MHz, T_A= 25° C, V_{CC} = NOMINAL)[2]

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C_{IN}	A, CE, WE, OE	V_{IN} = 0V	5	pF
I/O capacitance	$C_{I/O}$	I/O	V_{IN} = V_{OUT} = 0V	7	pF

Read cycle (over the operating range)[3,9]

Parameter	Symbol	–10		–12		–15		–20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read cycle time	t_{RC}	10	–	12	–	15	–	20	–	ns	
Address access time	t_{AA}	–	10	–	12	–	15	–	20	ns	3
Chip enable ($\overline{CE}$) access time	t_{ACE}	–	10	–	12	–	15	–	20	ns	3
Output enable (OE) access time	t_{OE}	–	5	–	6	–	7	–	8	ns	
Output hold from address change	t_{OH}	3	–	3	–	3	–	3	–	ns	5
$\overline{CE}$ Low to output in low Z	t_{CLZ}	3	–	3	–	0	–	0	–	ns	4, 5
CE High to output in high Z	t_{CHZ}	–	5	–	6	–	7	–	9	ns	4, 5
$\overline{OE}$ Low to output in low Z	t_{OLZ}	0	–	0	–	0	–	0	–	ns	4, 5
$\overline{OE}$ High to output in high Z	t_{OHZ}	–	5	–	6	–	7	–	9	ns	4, 5
Power up time	t_{PU}	0	–	0	–	0	–	0	–	ns	4, 5
Power down time	t_{PD}	–	10	–	12	–	15	–	20	ns	4, 5

Key to switching waveforms



Read waveform 1 (address controlled)[3,6,7,9]



Read waveform 2 ($\overline{CE}$, $\overline{OE}$ controlled)[3,6,8,9]



Write cycle (over the operating range)[11]

Parameter	Symbol	–10		–12		–15		–20		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Write cycle time	t_{WC}	10	–	12	–	15	–	20	–	ns	
Chip enable ($\overline{CE}$) to write end	t_{CW}	7	–	8	–	10	–	12	–	ns	
Address setup to write end	t_{AW}	7	–	8	–	10	–	12	–	ns	
Address setup time	t_{AS}	0	–	0	–	0	–	0	–	ns	
Write pulse width ($\overline{OE}$ = high)	t_{WP1}	7	–	8	–	10	–	12	–	ns	
Write pulse width ($\overline{OE}$ = low	t_{WP2}	10	–	12	–	15	–	20	–	ns	
Address hold from end of write	t_{AH}	0	–	0	–	0	–	0	–	ns	
Write recovery time	t_{WR}	0	–	0	–	0	–	0	–	ns	
Data valid to write end	t_{DW}	5	–	6	–	7	–	9	–	ns	
Data hold time	t_{DH}	0	–	0	–	0	–	0	–	ns	4, 5
Write enable to output in high Z	t_{WZ}	0	5	0	6	0	7	0	9	ns	4, 5
Output active from write end	t_{OW}	3	–	3	–	3	–	3	–	ns	4, 5

Write waveform 1 ($\overline{WE}$ controlled)[10,11]



Write waveform 2 ($\overline{CE}$ controlled)[10,11]



AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figures A, B, and C.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



Figure A: Input pulse



Figure B: 5V Output load

Thevenin equivalent:





Figure C: 3.3V Output load

Notes

1 During V_{CC} power-up, a pull-up resistor to V_{CC} on $\overline{CE}$ is required to meet I_{SB} specification.
2 This parameter is sampled, but not 100% tested.
3 For test conditions, see *AC Test Conditions*.
4 t_{CLZ} and t_{CHZ} are specified with C_L = 5pF as in Figure C. Transition is measured ±500 mV from steady-state voltage.
5 This parameter is guaranteed, but not tested.
6 $\overline{WE}$ is HIGH for read cycle.
7 $\overline{CE}$ and $\overline{OE}$ are LOW for read cycle.
8 Address valid prior to or coincident with $\overline{CE}$ transition Low.
9 All read cycle timings are referenced from the last valid address to the first transitioning address.
10 $\overline{CE}$ or $\overline{WE}$ must be HIGH during address transitions. Either $\overline{CE}$ or $\overline{WE}$ asserting high terminates a write cycle.
11 All write cycle timings are referenced from the last valid address to the first transitioning address.
12 Not applicable.
13 C = 30pF, except at high Z and low Z parameters, where C = 5pF.

Typical DC and AC characteristics [12]

Normalized supply current I_{CC}, I_{SB} vs. supply voltage V_{CC}



Normalized supply current I_{CC}, I_{SB} vs. ambient temperature T_a



Normalized supply current I_{SB1} vs. ambient temperature T_a



Normalized access time t_{AA} vs. supply voltage V_{CC}



Normalized access time t_{AA} vs. ambient temperature T_a



Normalized supply current I_{CC} vs. cycle frequency $1/t_{RC}$, $1/t_{WC}$



Output source current I_{OH} vs. output voltage V_{OH}



Output sink current I_{OL} vs. output voltage V_{OL}



Typical access time change Δt_{AA} vs. output capacitive loading



Package dimensions



	44-pin TSOP 2	
	Min (mm)	Max (mm)
A		1.2
A_1	0.05	0.15
A_2	0.95	1.05
b	0.30	0.45
c	0.12	0.21
d	18.31	18.52
e	10.06	10.26
H_e	11.68	11.94
E	0.80 (typical)	
l	0.40	0.60



	36-pin SOJ 400	
	Min(mm)	Max(mm)
A	.128	0.148
A_1	0.025	–
A_2	0.105	0.115
b	0.015	0.020
b_1	0.026	0.032
c	0.007	0.013
D	.920	.930
e	0.045	0.055
E1	0.395	*0.405*
E2	0.435	0.445
E	0.370 BSC	

Ordering codes

Package	Version	10 ns	12 ns	15 ns	20 ns
SOJ	5V commercial	NA	AS7C4096-12JC	AS7C4096-15JC	AS7C4096-20JC
	5V industrial	NA	AS7C4096-12JI	AS7C4096-15JI	AS7C4096-20JI
	3.3V commercial	AS7C34096-10JC	AS7C34096-12JC	AS7C34096-15JC	AS7C34096-20JC
	3.3V industrial	NA	AS7C34096-12JI	AS7C34096-15JI	AS7C34096-20JI
TSOP 2	5V commercial	NA	AS7C4096-12TC	AS7C4096-15TC	AS7C4096-20TC
	5V industrial	NA	AS7C4096-12TI	AS7C4096-15TI	AS7C4096-20TI
	3.3V commercial	AS7C34096-10TC	AS7C34096-12TC	AS7C34096-15TC	AS7C34096-20TC
	3.3V industrial	NA	AS7C34096-12TI	AS7C34096-15TI	AS7C34096-20TI

Note:

Add suffix “N” to the above part number for lead free devices, Ex. AS7C4096-12JCN

Part numbering system

AS7C	X	4096	–XX	J or T	X	N
SRAM prefix	Voltage: Blank: 5V CMOS 3: 3.3V CMOS	Device number	Access time	Packages: J: SOJ 400 mil T: TSOP 2	Temperature ranges: C: Commercial, 0°C to 70°C I: Industrial, –40°C to 85°C	Lead free device

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance’s best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance’s Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance’s Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.